SPMIE=0, BIDIROE=0, SPC0=0, SPISWAI=0, MODFEN=0
SPI Control Register 2
SPC0 | SPI Pin Control 0 0 (0): SPI uses separate pins for data input and data output (pin mode is normal). In master mode of operation: MISO is master in and MOSI is master out. In slave mode of operation: MISO is slave out and MOSI is slave in. 1 (1): SPI configured for single-wire bidirectional operation (pin mode is bidirectional). In master mode of operation: MISO is not used by SPI; MOSI is master in when BIDIROE is 0 or master I/O when BIDIROE is 1. In slave mode of operation: MISO is slave in when BIDIROE is 0 or slave I/O when BIDIROE is 1; MOSI is not used by SPI. |
SPISWAI | SPI Stop in Wait Mode 0 (0): SPI clocks continue to operate in Wait mode. 1 (1): SPI clocks stop when the MCU enters Wait mode. |
BIDIROE | Bidirectional Mode Output Enable 0 (0): Output driver disabled so SPI data I/O pin acts as an input 1 (1): SPI I/O pin enabled as an output |
MODFEN | Master Mode-Fault Function Enable 0 (0): Mode fault function disabled, master SS pin reverts to general-purpose I/O not controlled by SPI 1 (1): Mode fault function enabled, master SS pin acts as the mode fault input or the slave select output |
SPMIE | SPI Match Interrupt Enable 0 (0): Interrupts from SPMF inhibited (use polling) 1 (1): When SPMF is 1, requests a hardware interrupt |